

# JNP-QSFP-40GE-ER4-A

40GBASE, QSFP+ ER4 Transceiver

#### Features

- Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-ER4 Standard
- QSFP+ MSA compliant
- Compliant with QDR/DDR Infiniband data rates
- Up to 11.2Gb/s data rate per wavelength
- 4 CWDM lanes MUX/DEMUX design
- Up to 40km transmission on single mode fiber (SMF)
- Operating case temperature: 0~70oC
- Maximum power consumption 3.5W
- LC duplex connector
- RoHS compliant

## **1. General Description**



# Applications

- 40GBASE-ER4 Ethernet Links
- Infiniband QDR and DDR interconnects
- Client-side 40G Telecom connections

This product is a transceiver module designed for 30km optical communication applications. The design is compliant to 40GBASE-ER4 of the IEEE P802.3ba standard. The module converts 4 inputs channels (ch) of 10Gb/s electrical data to 4 CWDM optical signals, and multiplexes them into a single channel for 40Gb/s optical transmission. Reversely, on the receiver side, the module optically de- multiplexes a 40Gb/s input into 4 CWDM channels signals, and converts them to 4 channel output electrical data.

The central wavelengths of the 4 CWDM channels are 1271, 1291, 1311 and 1331 nm as members of the CWDM wavelength grid defined in ITU-T G694.2. It contains a duplex LC connector for the optical interface and a 148-pin connector for the electrical interface. To minimize the optical dispersion in the long-haul system, single-mode fiber (SMF) has to be applied in this module.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP+ Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.



# 2. Functional Description

This product converts the 4-channel 10Gb/s electrical input data into CWDM optical signals (light), by a driven 4-wavelength Distributed Feedback Laser (DFB) array. The light is combined by the MUX parts as a 40Gb/s data, propagating out of the transmitter module from the SMF. The receiver module accepts the 40Gb/s CWDM optical signals input, and de-multiplexes it into 4 individual 10Gb/s channels with different wavelength. Each wavelength light is collected by a discrete avalanche photodiode (APD), and then outputted as electric data after amplified by a TIA. Figure 1 shows the functional block diagram of this product.

A single +3.3V power supply is required to power up this product. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As per MSA specifications the module offers 7 low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, this product responds to 2-wire serial communication commands. The ModSelL allows the use of this product on a single 2-wire interface bus – individual ModSelL lines must be used.

Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP+ memory map.

The ResetL pin enables a complete reset, returning the settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until it indicates a completion of the reset interrupt. The product indicates this by posting an IntL (Interrupt) signal with the Data\_Not\_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.


Low Power Mode (LPMode) pin is used to set the maximum power consumption for the product in order to protect hosts that are not capable of cooling higher power modules, should such modules be accidentally inserted.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a product, is normally pulled up to the host Vcc. When the product is inserted into the connector, it completes the path to ground though a resistor on the host board and asserts the signal. ModPrsL then indicates its present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. "Low" indicates a possible operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.



#### 3. Transceiver Block Diagram



# Figure 1. Transceiver Block Diagram

## 4. Pin Assignment and Pin Description




Figure 2. MSA compliant Connector

#### **5. Pin Definition**

Pin	Logic	Symbol	Name/Description
1		GND	Module Ground
2	CML-I	Tx2n	CH2 Transmitter Inverted Data Input
3	CML-I	Tx2p	CH2 Transmitter Non-inverted Data Input
4		GND	Module Ground
5	CML-I	Tx4n	CH4 Transmitter Inverted Data Input
6	CML-I	Tx4p	CH4 Transmitter Non-inverted Data Input
7		GND	Module Ground
8	LVTTL-I	ModSelL	Module Select
9	LVTTL-I	ResetL	Module Reset
10		VccRX	+3.3V Power Supply Receiver
11	LVCMOS-I/O	SCL	2-wire serial interface clock



Pin	Logic	Symbol	Name/Description
12	LVCMOS-I/O	SDA	2-wire serial interface data
13		GND	Module Ground
14	CML-O	Rx3p	CH3 Receiver Non-inverted Data Input
15	CML-O	Rx3n	CH3 Receiver Inverted Data Input
16		GND	Module Ground
17	CML-O	Rx1p	CH1 Receiver Non-inverted Data Input
18	CML-O	Rx1n	CH1 Receiver Inverted Data Input
19		GND	Module Ground
20		GND	Module Ground
21	CML-O	Rx2n	CH2 Receiver Inverted Data Input
22	CML-O	Rx2p	CH2 Receiver Non-inverted Data Input
23		GND	Module Ground
24	CML-O	Rx4n	CH4 Receiver Inverted Data Input
25	CML-O	Rx4p	CH4 Receiver Non-inverted Data Input
26		GND	Module Ground
27	LVTTL-O	ModPrsL	Module Present
28	LVTTL-O	IntL	Interrupt
29		VccTX	+3.3V Power Supply Transmitter
30		Vcc1	+3.3V Power Supply
31	LVTTL-I	LPMode	Low Power Mode
32		GND	Module Ground
33	CML-I	Tx3p	CH3 Transmitter Non-inverted Data Input
34	CML-I	Tx3n	CH3 Transmitter Inverted Data Input
35		GND	Module Ground
36	CML-I	Tx1p	CH1 Transmitter Non-inverted Data Input
37	CML-I	Tx1n	CH1 Transmitter Inverted Data Input
38		GND	Module Ground

## Notes:

- 1. GND is the symbol for signal and supply (power) common for QSFP+ modules. All are common within the QSFP+ module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.
- 2. VccRx, Vcc1 and VccTx are the receiving and transmission power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 3 below. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP+ transceiver module in any combination. The connector pins are each rated for a maximum current of 500mA.



# 6. Recommended Power Supply Filter




Figure 3. Recommended Power Supply Filter

## 7. Absolute Maximum Ratings

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min.	Max.	Unit	Notes
Storage Temperature	Ts	-40	85	°C	-
Operating Case Temperature	Тор	0	70	°C	-
Power supply Voltage	Vcc	-0.5	3.6	V	-
Relative Humidity	RH	0	85	%	-
Maximum Optical Input Power	Pin	3.8		dBm	-

## 8. Recommended Operating Conditions and Power Supply Requirements

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating Case Temperature	Тор	0		+70	°C
Power Supply Voltage	Vcc	3.135	3.3	3.465	V
Data Rate, Each Lane			10.3125	11.2	Gb/s
Control Input Voltage High		2		Vcc	V
Control Input Voltage Low		0		0.8	V
Link Distance with G625	D			40	Km



# 9. Electrical Characteristics

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min	Typical	Мах	Unit	Notes
Power Consumption				3.5	W	
Supply Current	lcc			1.1	A	
Transceiver Power-on				2000	ms	1
Initialization Time		smitter (ea		2000		'
Parameter	Symbol	Min	Typical	Мах	Unit	Notes
Single-ended Input Voltage						V Referred
Tolerance (Note 2)		-0.3		4.0	V	to TP1 signal
						common
AC Common Mode Input Voltage Tolerance (RMS)		15			mV	
Differential Input Voltage						LOSA Thresh-
Swing Threshold		50			mVpp	old
Differential Input Voltage						
Swing	Vin,pp	190		700	mVpp	
Differential Input Impedance	Zin	90	100	110	Ω	
Differential Input Return Loss		IFFE مم	802.3ba 86	dB	10MHz-	
		JCCILLL		11.1GHz		
J2 Jitter Tolerance	Jt2	0.17			UI	
J9 Jitter Tolerance	Jt9	0.29			UI	
Data Dependent Pulse Width Shrinkage (DDPWS) Tolerance		0.07			UI	
Eye Mask Coordinates						Hit Ratio =
{X1, X2 Y1, Y2}		0.11	, 0.31 95, 3	50	UlmV	5x10-5
	Ree	ceiver (each	Lane)		1	
Parameter	Symbol		Typical	Мах	Unit	Notes
						Referred to
Single-ended Output Voltage		-0.3		4.0	V	signal
						common
AC Common Mode Output				7.5	mV	
Voltage (RMS)						
Differential Output Voltage	Vout,pp	300		850	mVpp	
Swing						
Differential Output Impedance	Zout	90	100	110	ohm	



Receiver (each Lane)									
Parameter	Symbol	Min	Typical	Мах	Unit	Notes			
Termination Mismatch at 1MHz				5	%				
Differential Output Return Loss		See IEEE	802.3ba 86	A.4.2.1	dB	10MHz- 11.1GHz			
Common Mode Output Return Loss		See IEEE 802.3ba 86A.4.2.2			dB	10MHz- 11.1GHz			
Output Transition Time		28			ps	20% to 80%			
J2 Jitter Output	Jo2			0.42	UI				
J9 Jitter Output	Jo9			0.65	UI				
Eye Mask Coordinates {X1, X2 Y1, Y2}		0.29, 0.5 150, 425			UlmV	Hit Ratio = 5x10-5			

#### Notes:

- 1. Power-on Initialization Time is the time from when the power supply voltages reach and remain above the minimum recommended operating supply voltages to the time when the module is fully functional.
- 2. The single ended input voltage tolerance is the allowable range of the instantaneous input signals.

## **10. Optical Characteristics**

All parameters are specified under the recommended operating conditions with PRBS31 data pattern unless otherwise specified.

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
	LO	1264.5	1271	1277.5	nm	
	L1	1284.5	1291	1297.5	nm	
Wavelength Assignment	L2	1304.5	1311	1317.5	nm	
	L3	1324.5	1331	1337.5	nm	
	Tran	smitter				
Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Side Mode Suppression Ratio	SMSR	30			dB	
Total Average Launch Power	PT			10.5	dBm	
Average Launch Power, each Lane	PAVG	-3.7		4.5	dBm	
Optical Modulation Amplitude (OMA), each Lane	РОМА	-0.7		5	dBm	1
Difference in Launch Power between any Two Lanes (OMA)	Ptx,diff			4.7	dB	
Launch Power in OMA minus Transmitter and Dispersion Penalty (TDP), each Lane	OMA-TDP	-1.5			dBm	



	Tran	smitter				
Parameter	Symbol	Min	Тур	Мах	Unit	Notes
TDP, each Lane	TDP			2.6	dB	
Extinction Ratio	ER	5.5			dB	
Relative Intensity Noise	RIN			-128	dB/Hz	12dB reflec- tion
Optical Return Loss Tolerance	TOL			20	dB	
Transmitter Reflectance	RT			-12	dB	
Transmitter Eye Mask Definition {X1, X2, X3, Y1, Y2, Y3}		{0.25,0	.4,0.45,0.25,0	0.28,0.4}		
Average Launch Power OFF Transmitter, each Lane	Poff			-30	dBm	
	Re	ceiver				
Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Damage Threshold, each Lane	THd	3.8			dBm	2
Average Power at Receiver Input, each Lane		-18.5		-1.5	dBm	
Receiver Reflectance	RR			-26	dB	
Receive Power (OMA), each Lane				-1	dBm	
Stressed Receiver Sensitivity (OMA), each Lane				-15.8	dBm	3
Receiver Sensitivity (OMA), each Lane	SEN			-18	dBm	
Difference in Receive Power between any Two Lanes (OMA)	Prx,diff			7	dB	
LOS Assert	LOSA	-35			dBm	
LOS Deassert	LOSD			-20	dBm	
LOS Hysteresis	LOSH	0.5			dB	
Receiver Electrical 3 dB upper Cut- off Frequency, each Lane	Fc			12.3	GHz	
Conditions of	Stress Rece	eiver Sensi	tivity Test (I	Note 4)		
Vertical Eye Closure Penalty, each Lane			2.2		dB	
Stressed Eye J2 Jitter, each Lane			0.3		UI	
Stressed Eye J9 Jitter, each Lane			0.47		UI	

#### Notes:

1. Even if the TDP < 0.8 dB, the OMA min must exceed the minimum value specified here.



- 2. The receiver shall be able to tolerate, without damage, continuous exposure to a modula ted optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- 3. Measured with conformance test signal at receiver input for  $BER = 1 \times 10^{-12}$ .
- 4. Vertical eye closure penalty and stressed eye jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

## 11. Digital Diagnostic Functions

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.


Parameter	Symbol	Min	Мах	Unit	Notes
Temperature monitor absolute	DMI_Temp	-3	3	°C	Over operating
error					temperature
Supply voltage monitor absolute	DMI_VCC	-0.1	0.1	V	Full operating
error					range
Channel RX power monitor a	DMI_RX_Ch	-2	2	dB	1
bsolute error					
Channel Bias current monitor	-10%	10%	mA		
DMI_Ibias_Ch					
Channel TX power monitor	DMI_TX_Ch	-2	2	dB	1
absolute error					


#### Notes:

1. Due to measurement accuracy of different single mode fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.



## **12. Mechanical Dimensions**





#### 13. ESD

This transceiver is specified as ESD threshold 1kV for SFI pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

## 14. Laser Safety

This is a Class 1 Laser Product according to IEC 60825-1:2007. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

## **15. Contact Information**

Approved Networks is a leading supplier of Network Transceivers and Connectivity products to Channel Partners, Resellers, and OEMs. With more than 9 years of direct industry experience, our products are resident in the most demanding and mission critical functional networks Worldwide. We serve as a Master Distributor to the largest CMs in the world and deploy the most rigorous testing and firmware management programs to bring the highest level of functional product to the market at a cost that makes sense.

Corporate Offices: **Approved Networks, Inc.** Tel: 800.590.9535 Web: http://www.approvedoptics.com